EXHIBIT 1

intel_®

Willamette** Processor Software Developer's Guide

February, 2000

Copyright 2000, Intel Corporation.
All Rights Reserved.

\$Other product and corporate names may be trademarks of other companies and are used only for explanation and to the owner's benefit, without intent to infringe.

**Code Name for Future Intel 1A-32 Processors

Order Number: 245355-001 World Wide Web: http://developer.intel.com/design/processor/index.htm

	PAGE
СНАРТ	ግግ 1
	DUCTION TO THE WILLAMETTE PROCESSOR
1.1.	THE WILLAMETTE PROCESSOR ARCHITECTURE
1.2.	COMPATIBILITY WITH THE P6 FAMILY PROCESSOR ARCHITECTURE 1-3
1.2.	THE WILLAMETTE PROCESSOR MICROARCHITECTURE
1.3.1.	Higher Instruction Fetch Bandwidth
1.3.1.	Increased Depth of Speculation
1.3.2.	Integer And Floating Point Execution Core
	Branch Prediction
1,3,4.	Branch Prediction
СНАРТ	ER 2
	RAMMING WITH THE STREAMING SIMD EXTENSIONS 2
2.1.	STREAMING SIMD EXTENSIONS 2 FEATURE OVERVIEW 2-1
2.2.	NEW DATA TYPES
2.3.	STREAMING SIMD EXTENSIONS 2 REGISTERS
2.4.	STREAMING SIMD EXTENSIONS 2 INSTRUCTIONS
241	Packed and Scalar Double-Precision Floating-Point Instructions
2.4.2.	SIMD Integer Instruction Extensions
2.4.3.	Cacheability Control and Memory Ordering Instructions
2.5.	FLOATING-POINT TERMINOLOGY AND OPERATIONS 2-15
2.5.1.	Real Numbers and Floating-Point Formats
2.5.2.	Operating on NaNe 2-21
2.5.3.	Streaming SIMD Extensions 2 Data Formats
2.5.4.	MXCSR Register
2.5.5.	Rounding Control Field
2.5.6.	Flish to Zero
2.6.	NUMBERS OF THE STREET AND STATE STATE STREET AND STATE S
2.6.1.	Using the CPLID Instruction to Detecting the Existence of the
2,0.1.	Using the CPUID Instruction to Detecting the Existence of the Streaming SIMD Extensions 2
2.6.2.	Hadeing Evicting MARY Technology Routines Using 12X-bit Integer
2.0.1.	Enhancements
2.6.3.	Internation of Streeming SIMD Extensions 2 and x87-FPU and
2.0.3.	MMY instructions
2.6.4.	taxanarian a Charled on Sealar Floating-Point Instructions with the
£.W.T.	=27 EDI and MMY Instructions
2.6.5.	Cutter Core Description ont for hypotion Calls
2.6.6.	Contambiliar Mint Instructions 2-33
2.6.7.	Branching on Streaming SIMD Extensions 2 Arithmetic Operations
2.6.8.	
2.0.01	Extensions 2 State
2.6.9.	
2.0.7.	Hyperione 2 Technology
2.6.10.	
2.0.10.	and Eupetions
2.7.	
2.1.	OPER 47/01C
2.7.1.	
2.7.1.	
2.7.3.	SIMD Floating-Point Exceptions
٠٠٠.٠	
	iii

		PAGE
2.8.1. 2.8.2. 2.8.3. 2.8.4.	SYSTEM PROGRAMMING MODEL Enabling Streaming SIMD Extensions 2 Support. Device Not Available Exception. Streaming SIMD Extensions 2 Emulation Numeric Error flag and IGNNE#	2-46 2-47
CHAPT		
	MING SIMD EXTENSIONS 2 INSTRUCTION SET	3.1
3.1. 3.2.	NOTATION. PACKED AND SCALAR DOUBLE-PRECISION FLOATING-POINT	,
.,	INSTRUCTIONS	, 3-2
	ADDPD—Packed Double-Precision Floating-Point Add3-3	
	ADDSD—Scalar Double-Precision Floating-Point Add3-5	
	ANDNPD-Bitwise Logical AND NOT for Double-Precision Floating-Point3-7	
	ANDPD—Bitwise Logical AND for Double-Precision Floating-Point3-9	
	CMPPD—Packed Double-Precision Floating-Point Compare3-11	
	CMPSD—Scalar Double-Precision Floating-Point Compare3-15	
	COMISD Scalar Ordered Double-Precision Floating-Point Compare	2.10
	and Set EFLAGS CVTDQ2PD—Packed Doubleword Signed Integer to Packed	
	Double-Precision Floating-Point Conversion	3-21
	CVTPD2PI - Packed Double-Precision Floating-Point to Packed	
	Doubleword Integer Conversion	3-23
	CVTPD2DQPacked Double-Precision Floating-Point to Packed	
	Doubleword Integer Conversion	3-26
	CVTPD2PS Packed Double-Precision Floating-Point to Packed	
	Single-Precision Floating-Point Conversion	3-28
	CVCTRIORD - Probad Simual Doubleword Interest to Packed	
	Double-Precision Floating-Point Conversion	3-30
	CVTPS2PD—Packed Single-Precision to Packed Double-Precision	
	Floating-Point Conversion	
	CVISD2SI—Scalar Double-Precision Floating-Point to Signed Doubleword	3_35
	Integer Conversion	
	CVTSD2SS— Scalar Double-Precision Floating-Point to Scalar Single-Precision Floating-Point Conversion	3-37
	on make the control of the Property of Posting Point	
	Conversion	3-39
	manuscription of the City of Demokration Clariforn Point to Mail 27	
	Double Precision Flouring-Point Conversion	3-41
	DIV/DO Dooked Combin-Precision Floating-Point Divige	
	TAILED Contact Double-Precision Floating-Point Divige	
	A 4 A V DD Booked Double Precision Floating-Point Maximum	
	A A VCD Contar Double-Precision Floating-Point Maximum	
	Assembly Postered Double-Precision Floating-Point Minimum	
	Agrando Contag Danda Densision Floating-Point Minimum	
	A COLUMN STATE A COLUMN A COLUMN PROCESSOR PRO	
	MOVAPD—Move High Packed Double-Precision Floating-Point	3-67
	A AGE OF THE SECOND TAME DESCRIPTED INCOME. PROPERTY OF THE PR	,

		PAGE
	MOVMSKPD—Move Mask To Integer	3-69
	MOVSD—Move Scalar Double-Precision Floating-Point	
	MOVUPD Move Unaligned Two Packed Double-Precision Floating-Poin	
	MULPD Packed Double-Precision Floating-Point Multiply	3-76
	MULSD Scalar Double-Precision Floating-Point Multiply	3-78
	ORPD—Bitwise Logical OR for Double-Precision Floating-Point Data3-80	
	SHUIPD—Shuffle Double-Precision Floating-Point	3-82
	SQRTPD—Packed Double-Precision Floating-Point Square Root	3-84
	SQRTSD Scalar Double-Precision Floating-Point Square Root.	
	SUBPD Packed Double-Precision Floating-Point Subtrac	
	SUBSD—Scalar Double-Precision Floating-Point Subtract	3-90
	UCOMISD—Unordered Scalar Double-Precision Floating-Point Compare	
	and Set EFLAGS	
	UNPCKHPD—Unpack High Packed Double-Precision Floating-Point Data	
	UNPCKI.PD—Unpack Low Packed Double-Precision Floating-Point Data	
	XORPD-Bitwise Logical XOR for Double-Precision Floating-Point Data	
3.3.	SIMD INTEGER INSTRUCTIONS	3-100
	CVTDQ2PS: Packed Signed Doubleword Integer to Packed	
	Single-Precision Floating-Point Conversion.	3-101
	CVTPS2DQ—Packed Single-Precision Floating-Point to Packed Doubleword	7 100
	Integer Conversion.	3-103
	CVTTPS2DQ—Packed Single-Precision Floating-Point to Packed Signed	2 100
	Doubleword Integer Conversion (Truncate)	
	MOVD Move Doubleword	
	MOVDQAMove Aligned Double Quadword	
	MOVDQU—Move Unaligned Double Quadword	
	MOVDQ2Q—Move Quadword	
	MOVQMove Quadword	
	PACKSSWB/PACKSSDW Pack with Signed Seturation	3-117 2-110
	PACKUSWB—Pack with Unsigned Saturation	2_121 1-121
	PADDB/PADDW/PADDD—Packed Add	3_123
	PADDQ—Packed Add Quadwords	
	PADDQ—Packed Add Quadword 128 Bits	
	PADDSB/PADDSW -Packed Add with Saturation	3-130
	PADDUSB/PADDUSW-Packed Add Unsigned with Saturation	3-132
	PAND—Bitwise Logical AND	3-134
	PANDN—Bitwise Logical And Not	3-136
	PAVGB/PAVGW—Packed Average.	3-138
	PCMPEQB/PCMPEQW/PCMPEQD Packed Compare for Equal	3-141
	PCMPGTB/PCMPGTW/PCMPGTD—Packed Compare for Greater Than	3-143
	PEXTRW—Extract Word	3-145
	PINSRW- Insert Word	3-146
	PMADDWD- Packed Multiply and Add	3-148
	PMAXSW—Packed Signed Word Integer Maximum	3–150
	PMAXUB Packed Unsigned Byte Integer Maximum	3-152
	PMINSW Packed Signed Integer Word Minimum	3-154

		PAGE
	PMINUB Packed Unsigned Byte Integer Minimum	3-156
	PMOVMSKB—Move Byte Mask To Integer	3-138
	PM1II HW—Packed Multiply High	3-160
	PMULHUW—Packed Multiply High Unsigned	3-162
	PMULLW Packed Multiply Low	3-164
	PMILUDO Multiply Doubleword Unsigned	3-166
	PMULUDQ—Packed Multiply Doubleword Unsigned	3-168
	POR—Bitwise Logical OR	3-170
	PSADBW—Packed Sum of Absolute Differences	3-172
	PSHUFD—Packed Shuffle Doubleword	3-174
	PSHUFHW -Packed Shuffle High Words	3-176
	PSHUFLW—Packed Shuffle Low Word	3-178
	PSLLDQ Packed Shift Left Logical Double Quadword	3-180
	PSLLW/PSLLD/PSLLQ — Packed Shift Left Logical	3-181
	PSRAW/PSRAD—Packed Shift Right Arithmetic	3-184
	PSRAW/PSRAD—Packed Shift Right Arithmetic PSRLDQ—Packed Shift Right Logical Double Quadword	3 10, 3-186
	PSRLDQ — Packed Shift Right Logical Double Quadword	3-100 2-199
	PSRLW/PSRLD/PSRLQ Packed Shift Right Logica	2_101
	PSUBB/PSUBW/PSUBD- Packed Subtract	2 104
	PSUBQ- Packed Subtract Quadword	3-194 2 106
	PSUBQ—Packed Subtract Quadword	
	PSUBSB/PSUBSW -Packed Subtract with Saturation	2-190
	PSUBUSB/PSUBUSW—Packed Subtract Unsigned with Saturation	3-201
	PUNPCKH:—Unpack High Packed Data	3-203
	PUNPCK1 —Linnack Low Packed Data	3-200
	DVAU Dimite Logical YAR	,,,,
3.4.	CACHEART ITY CONTROL AND MEMORY ORDERING INSTRUCTIONS	3- 211
	CI EI I ISH_Cache I inc Finsh	3-212
	TEDICE_I and Fence	3-214
	MASKMOVDOUL Bute Mask Write Unaligned	3-213
	MEENCE Memory Fence	3-217
	NACIDED Move Aliened Four Packed Double-Precision Floating-Point	
	Man Townsyal	3-218
	A COLO ITTO A Marin Double Oundword Non-Territorial	3 444
	ACADETI Mana Integer Non-Temporal	
	= = 10P	
3.5.		, _
3.5.1.	2004 TTV 7	
3.5.2.		, , , .
3.5.3.	Branch Hints	3-220
	·	
CHAP		
4.1.	Andrew 117 ATTOM CITICAL TAILS	4
4.1. 4.1.l.	Improve Branch Predictability	4-
4.1.2.		
4.1.3.	Scheduling	4
4.1.4.		
4.1.5.	Memory	

		PAGE
4.1.6.	Make Use of Profetching.	4-
4.1.7.	New Instructions	4-4
4.1.8.	Code Size4-4	
4.2.	NOTABLE DIFFERENCES BETWEEN THE WILLAMETTE AND P6 FAMILY PROCESSORS	4-5
4.2.1.	Code Scientian	4-
4.2.2.	New Instructions.	4-:
APPEN STREA	NDIX A AMING SIMD EXTENSIONS 2 INSTRUCTION SUMMARY	


INTEL CORPORATION

SHUFPD—Shuffle Double-Precision Floating-Point

	Instruction	Description	
1	SHUFPD xmm1, xmm2/m128, imm8	Shuffle packed double-precision floating-point numbers.	į

Description

Shuffles either of the two packed double-precision floating-point numbers from xmm1 to the low quadword of xmm1; shuffles either of the two packed double-precision floating-point numbers from xmm2/m128 to the high quadword of xmm1. Bit 0 of the immediate field selects which of the two input double-precision floating-point numbers will be put in the low quadword of the result; bit 1 selects which of the two input double-precision floating-point numbers will be put in the high quadword of the result.



Operation

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or

GS segments.

If memory operand is not aligned on a 16-byte boundary, regardless of

segment.

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault.

INTEL CORPORATION

STREAMING SIMD EXTENSIONS 2 INSTRUCTION SET

#NM

If TS bit in CR0 is set.

#XM

For an unmasked Streaming SIMD Extensions 2 instructions numeric

exception (CR4.OSXMMEXCPT =1).

#UD

For an unmasked Streaming SIMD Extensions 2 instructions numeric

exception (CR4.OSXMMEXCPT =0).

If CR0.EM = 1.

If CR4.OSFXSR(bit 9) = 0.

If CPUID.WNI(EDX bit 26) = 0.

Real-Address Mode Exceptions

#GP(0)

If memory operand is not aligned on a 16-byte boundary, regardless of

segment.

Interrupt 13

If any part of the operand lies outside the effective address space from 0

to OFFFFH.

If TS bit in CR0 is set.

#NM #XM

For an unmasked Streaming SIMD Extensions 2 instructions numeric

exception (CR4.OSXMMEXCPT =1).

#UD

For an unmasked Streaming SIMD Extensions 2 instructions numeric

exception (CR4.OSXMMEXCPT =0).

If CR0.EM = 1.

If CR4.OSFXSR (bit 9) = 0.

If CPUID WN(EDX bit 26) = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)

For a page fault.

Numeric Exceptions

None.

INTEL CORPORATION

PSHUFD—Packed Shuffle Doubleword

Instruction	Description
PSHUFD xmm1, xmm2/m128, imm8	Shuffle the doublewords in xmm2/mem128 based on the encoding in imm8 and store result in xmm1.

Description

Shuffles the four doublewords in xmm2/mem128 in the order selected by imm8 and stores the result in xmm1. Bits 1 and 0 of imm8 encode the source for destination doubleword 0 (xmm1[31-0]), bits 3 and 2 encode for doubleword 1, bits 5 and 4 encode for doubleword 2, and bits 7 and 6 encode for doubleword 3 (xmm1[127-96]). Similarly, the two bit encoding represents which source doubleword is to be used, e.g., an binary encoding of 10 indicates that source doubleword 2 (xmm2/mem128[95-64]) will be used.

Operation

```
xmm1[31-0] = (xmm2/m128 >> (imm8[1-0] * 32))[31-0]
xmm1[63-32] = (xmm2/m128 >> (imm8[3-2] * 32))[31-0]
xmm1[95-64] = (xmm2/m128 >> (imm8[5-4] * 32))[31-0]
xmm1[127-96] = (xmm2/m128 >> (imm8[7-6] * 32))[31-0]
```

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or

GS segments.

If memory operand is not aligned on a 16-byte boundary, regardless of

segment.

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault.

#NM If TS bit in CR0 is set.

#UD If CR0.EM = 1.

If CR4.OSFXSR(bit 9) = 0.

If CPUID, WNI(EDX bit 26) = 0.

Real-Address Mode Exceptions

#GP(0) If memory operand is not aligned on a 16-byte boundary, regardless of

segment.

Interrupt 13 If any part of the operand lies outside the effective address space from 0

to OFFFFH.

#NM If TS bit in CR0 is set.

FROM:

INTEL CORPORATION

STREAMING SIMD EXTENSIONS 2 INSTRUCTION SET

#UD

If CR0.EM = 1.

If CR4.OSFXSR (bit 9) = 0. If CPUID.WN(EDX bit 26) = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)

For a page fault.

Numeric Exceptions

None.

INTEL CORPORATION

PSHUFHW—Packed Shuffle High Words

Instruction	Description
PSHUFHW xmm1, xmm2/m128, imm8	Shuffle the high words in xmm2/mern128 based on the encoding in imm8 and store the result in xmm1.

Description

Shuffles the four high words in xmm2/mem128 in the order selected by imm8 and stores the result in the high quadword of xmm1. Bits 1 and 0 of imm8 encode the source for destination word 4 (xmm1[79-64]), bits 3 and 2 encode for word 5, bits 5 and 4 encode for word 6, and bits 7 and 6 encode for word 7 (xmm1[127-112]). Similarly, the two bit encoding represents which source word is to be used, e.g., a binary encoding of 10 indicates that source word 6 (XMM2[111-96] or Mem[111-96]) will be used. The low quadword of the destination register is written with the low 64 bits of the source register.

Operation

```
if (source == m128) {
  xmm1[79-64] = (m128 >> (imm8[1-0] * 16))[79-64]
   xmm1[95-80] = (m128 >> (imm8[3-2] * 16))[79-64]
   xmm1[111-96] = (m128 >> (imm8[5-4] * 16))[79-64]
  xmm1[127-112] = (m128 >> (imm8[7-6] * 16))[79-64]
   xmm1[63-0] = m128[63-0];
} else {
   xmm1[79-64] = (xmm2 >> (imm8[1-0] * 16))[79-64]
  xmm1[95-80] = (xmm2 >> (imm8[3-2] * 16) )[79-64]
   xmm1[111-96] = (xmm2 >> (imm8[5-4] * 16) )[79-64]
   xmm1[127-112] = (xmm2 >> (imm8[7-6] * 16))[79-64]
   xmm1[63-0] = xmm2[63-0];
}
```

Protected Mode Exceptions

For an illegal memory operand effective address in the CS, DS, ES, FS or #GP(0) GS segments. If memory operand is not aligned on a 16-byte boundary, regardless of

segment.

For an illegal address in the SS segment. **#SS(0)**

For a page fault. #PF(fault-code) If TS bit in CRO is set. #NM If CR0.EM = 1. #UD

INTEL CORPORATION

STREAMING SIMD EXTENSIONS 2 INSTRUCTION SET

If CR4.OSFXSR(bit 9) = 0. If CPUID.WNI(EDX bit 26) = 0.

Real-Address Mode Exceptions

#GP(0)

If memory operand is not aligned on a 16-byte boundary, regardless of

segment.

Interrupt 13

If any part of the operand lies outside the effective address space from 0

to OFFFFH.

#NM

If TS bit in CR0 is set.

#UD

If CR0.EM = 1.

If CR4.OSFXSR (bit 9) = 0.

If CPUID.WN(EDX bit 26) = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)

For a page fault.

Numeric Exceptions

None.

INTEL CORPORATION

PSHUFLW—Packed Shuffle Low Word

Instruction	Description
PSHUFLW xmm1, xmm2/m128, imm8	Shuffle the low words in xmm2/mem128 based on the
	encoding in imm8 and store in xmm1.

Description

Shuffles the four low words in xmm2/mcm128 in the order selected by imm8 and stores the result in the low quadword of xmm1.Bits 1 and 0 of imm8 encode the source for destination word 0 (xmm1[15-0]), bits 3 and 2 encode for word 1, bits 5 and 4 encode for word 2, and bits 7 and 6 encode for word 3 (xmm1[63-48]). Similarly, the two bit encoding represents which source word is to be used, e.g., an binary encoding of 10 indicates that source word 2 (xmm2/mcm128[47-32]) will be used. The high quadword of the destination register is written with the high 64 bits of the source register.

Operation

```
if (source == m128) {
    xmm1[15-0] = (m128 >> (imm8[1-0] * 16) )[15-0]
    xmm1[31-16] = (m128 >> (imm8[3-2] * 16) )[15-0]
    xmm1[47-32] = (m128 >> (imm8[5-4] * 16) )[15-0]
    xmm1[63-48] = (m128 >> (imm8[7-6] * 16) )[15-0]
    xmm1[127-64] = m128[127-64];
} else {
    xmm1[15-0] = (xmm2 >> (imm8[1-0] * 16) )[15-0]
    xmm1[31-16] = (xmm2 >> (imm8[3-2] * 16) )[15-0]
    xmm1[47-32] = (xmm2 >> (imm8[5-4] * 16) )[15-0]
    xmm1[63-48] = (xmm2 >> (imm8[7-6] * 16) )[15-0]
    xmm1[127-64] = xmm2[127-64];
}
```

Protected Mode Exceptions

#GP(0)

For an illegal memory operand effective address in the CS, DS, ES, FS or

GS segments.

If memory operand is not aligned on a 16-byte boundary, regardless of

segment

#SS(0)

For an illegal address in the SS segment.

#PF(fault-code)

For a page fault.

#NM

If TS bit in CR0 is sct.

#UD

If CR0.EM = 1.

INTEL CORPORATION

STREAMING SIMD EXTENSIONS 2 INSTRUCTION SET

If CR4.OSFXSR(bit 9) = 0.

If CPUID.WNI(EDX bit 26) = 0.

Real-Address Mode Exceptions

If memory operand is not aligned on a 16-byte boundary, regardless of #GP(0)

segment.

If any part of the operand lies outside the effective address space from 0 Interrupt 13

to OFFFFH.

If TS bit in CR0 is set. #NM

#UĎ If CR0.EM = 1.

> If CR4.OSFXSR (bit 9) = 0. If CPUID.WN(EDX bit 26) = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

Numeric Exceptions

None.